mechanism, which may severely degrade the filter properties such as linearity, hasn't been thoroughly addressed.
Several reported techniques mainly intended to suppress common-mode components in balanced amplifiers [7] [8] [9] can be employed to stabilize upon tuning. On the common-mode feedforward (CMFF) scheme [7] , common-mode (CM) current is canceled out at the pseudodifferential-transconductor input stage. On this approach, a current proportional to the input-signal CM, and therefore to , is generated by an additional transconductor and subtracted at the output node. Ideally, the CM transconductances of both cancellation and original transconductors are matched and canceled out, whereas the differential-mode (DM) transconductance of the cancellation transconductor is kept to zero. Its potential drawback is the need of one cancellation circuitry for each transconductor, which may significantly increase the chip area on implementing high-order filters.
A technique merging both CMFF and common-mode feedback (CMFB) functions to remove the CM input-signal current component of an integrator while setting at its output is described in [8] . Although good low-voltage performance is reported, some disadvantages arise such as: 1) a relatively low CM loop-gain as it depends on a triode-transistor transconductance and 2) an indirect mechanism on establishing , and therefore, more susceptible to mismatches. On the mentioned approach, is initially converted into a reference , which in turn is compared with currents generated by the integrator output voltages and in the CMFB via triode transconductors, fixing then the CM output voltage to . Cancellation of CM components relies then on the good matching between triode transistors in the CMFF, CMFB and the converter as well as between the current mirrors that distribute . An alternative that employs a current mirror as a load to the error amplifier in the CMFB network is presented in [9] . Although the proposed two-stage CM loop enhances the CM gain and improves overall linearity, the resulting configuration causes instability and ringing in the CMFB loop due to an additional low-frequency pole at the output node of the current mirror, unless pole-splitting compensation techniques are used [10] . However, Miller compensation leads to major drawbacks such as: 1) for a given quiescent current in the transconductor, the CMFB may result slower than the transconductor itself, unless the CM-loop bandwidth is properly broadened by adopting larger tail currents for the error amplifier, at expense of higher power consumption and 2) Miller capacitors normally placed between drain and gate of the transistor implementing the transconductor active-load are normally large ( 2 pF) and considerably increases the -filter surface. Furthermore, as such a capacitor bypasses the active load at high frequencies the output-impedance is degraded so that the transconductor behavior is deeply apartheid of the ideal one. As a result, the integrator phase error is increased and, additionally, the high-frequency PSRR is impoverished, which may provoke cross talk between cells and parasitic oscillation loops. This paper introduces a LV pseudodifferential transconductor built around a triode-MOSFET whose small-signal is linearly tuned by a dc bias voltage, while featuring high linearity and large input-swing as required for low-voltage operation. A novel adaptative-biased CMFB that eliminates meaningful deviations of the common-mode voltage on tuning by delivering to the transconductor load an adaptative current is presented.
The paper organization is as follows. In Section II, the transconductor configuration is proposed. Large and small-signal operation of the transconductor is analyzed and its frequency response determined. An insight into the dependence of secondary poles and zeros on transistor sizing and bias is obtained. Design procedures for the integrator and its application to the synthesis of a third-order low-pass Cauer filter are discussed in Section III. SPICE data are used to demonstrate circuit performance and tunability. Filter experimental results are presented and discussed in Section IV. Conclusions and final remarks are summarized in Section V.
II. TRANSCONDUCTOR DESCRIPTION
The transconductor to be presented is an adapted LV version of the original proposal reported in [11] . The schematic of a basic pseudodifferential transconductor cell is shown in Fig. 1 . A n-well CMOS process is considered so that sources of p-type MOSFET's are tied to local substrates. Input signal is differentially applied to a couple of grounded-source, triode-operated and whereas remaining transistors are saturated. Ideal current sources are initially assumed. Input transistors are kept in triode region by means of a regulated-cascode loop whose feedback amplifier is made up by -, -, , and . This amplifier, corresponding to a folded-cascode OTA, is biased by wide-swing current sources , , and , for . Upon ideal matching, tail current equally splits between and ( and ) and imposes identical drops such that the tuning voltage is replicated to the drain of . The current through corresponds then to . In addition, the loop amplification boosts the transconductor output resistance [12] and keeps the output nodes isolated from the input-transistors low-impedance drains. A low-voltage requirement is met since drops are not stacked between the power lines.
Adopting usual terminology and first-order models [13] , the large-signal drain current corresponds to (1) where . Input voltage is the applied ac signal superimposed to a common-mode voltage , usually set to the analog reference . The linear dependence of the DM transconductance on is then (2) It's worthy noticing that the replica circuit works for as low as 0 V, making the transconductor attractive for low-frequency applications. The boosted output resistance seen through the drain of is approximately expressed as
Adopting a single supply and setting V, is kept in saturation by imposing bias voltage such as , where is the voltage compliance of current source .
should remain saturated at maximum values of and .
A. Transconductor Frequency Response
As a feedback loop is embedded in the transconductor, an examination into its stability is mandatory to prevent any oscillatory behavior. The frequency-response analysis is based on a single-input, single-ended version of the transconductor cell, as depicted in Fig. 2(a) , where the intrinsic capacitances are indicated and their values listed in Table I for . The criterion for choosing the value of this last parameter will be explained later. In order to make the analysis more tractable, some simplifying assumptions are required: 1) the voltage drop is constant so that source is dynamically grounded and 2) the cascoded feedback amplifier has a first-order system behavior.
The feedback amplifier has a dc gain , a transition frequency and a secondary pole . By either increasing the current factor or properly sizing and to reduce , the secondary pole can be moved to frequencies higher than , so that an approximate first-order characteristic for this amplifier is imposed by design. In this case, the effect of can be neglected and , collapse into a single-equivalent P-type transistor , with small-signal parameters , and . Being the gain around rather low , the effect of can be ignored on the overall frequency response. Consequently, the basic transconductor is reduced and its small-signal equivalency shown in Fig. 2(b) . The finite conductance of current source is represented by .
Through elementary analysis and imposing well beyond the integrator transition frequency , after some manipulations, a 3-pole, 3-zero transfer function for the integrator comes out, expressed on its polynomial form as (4) whose coefficients and are listed in Table II . By assuming the dominant pole inant poles and also lie on the LHP so that unconditional stability is assured regardless design parameters and no compensation capacitors are required. A RHP zero arises and is related to the feedforward signal path created by . Owing to a larger intrinsic gate-to-drain capacitance in triode region, this zero occurs at a lower frequency as compared to the case of saturated input-transistors. It can nonetheless be displaced to higher frequencies by decreasing the channel length of transistor . A pair of negative zeros and complete the integrator transfer function. For a fixed , the position of nondominant poles and zeros on the LHP is determined by . At expense of higher consumption, they can be moved to higher frequencies by increasing , reducing thus the integrator phase error and its effect on the filter characteristic, such as the gain peaking around the break frequency [14] .
B. Adaptative-Bias CMFB

Since
-filter topologies are mostly built on integratordriven-by-integrator configurations [15] , it is essential that the tuning mechanism of internal sections doesn't tamper with the common-mode voltage of the processing signal in order not to degrade the dynamic range. Such a need becomes increasingly worrisome for LV applications where the signal swing, inherently constrained to a small headroom voltage, would be further limited by common-mode variations.
A new technique that significantly suppresses deviations against variations is here proposed. The block diagram of the complete transconductor is shown in Fig. 3 . It comprises the basic transconductor cell, an active load and a CMFB circuit. The active load ensures high-impedance output nodes to approach an ideal voltage-controlled current-source.
Typical CMFB loops in balanced transconductors that amplify the difference between and , the analog ground voltage, and through feedback set to , rely on the good matching, normally ensured at nominal tuning, between the transconductor quiescent current and the active-load current , the latter derived from a fixed [16] . During tuning, however, as tracks the variation of and with , a condition is imposed by the feedback loop. Such departures are thus proportional to the tuning range. Therefore, should exhibit an identical dependence with regard to the transconductor current in order to properly fix upon tuning. In the proposed technique, the CMFB fixes to while delivering to the load an adaptative current whose value is defined by setting in (1) . A single-input, singleended version of the transconductor cell is used as an adaptative bias-generator. By setting its input to , a reference current bearing the desired dependence on is obtained. The schematic of the CMFB circuit, the adaptative-bias generator -and the active load -is displayed in Fig. 4 . CMFB comprises an error amplifier -with a tail current supplied by N-type current sources -. P-type cascode diode-connected transistors -load the error amplifier and copy their currents onto the active load. Wide-swing, cascode current mirrors maximize the signal swing while improving mirroring. Bias voltages and are properly chosen to minimize the voltage compliance to . Current downscaling reduces the saturation voltage of current-mirror devices while decreasing power consumption. As pointed out, for a fixed , the error amplifier would respond by unbalancing the drops in the differential pairs, offsetting with respect to . On an adaptative scheme, corresponds to upscaled by the factor B and ideally matches the variation of and with . As a result, the differential pairs are now balanced and only small deviations due to device mismatching are expected along the tuning range. A high CM loop-gain is also ensured by the cascode configuration at the output while keeping input transistors -in saturation since larger values are attained as compared to triode devices [8] . A practical limit for factor B is imposed by the minimum required unity-gain frequency of the CMFB circuit.
Based on the main features and drawbacks mentioned in Section I, a comparison between the adaptative-bias proposal and CM-rejection techniques [7] [8] [9] is summarized herein. Canceling out the CM current component due to the CM input signal increases the pseudodifferential transconductor CMRR [7] . Although such a current is not rejected in the proposed technique, high CM-loop gains still improve the CMRR if considered that the transconductor voltage-gain for CM signals is attenuated by the negative feedback performed by the CMFB when stimulated by a CM signal. Denoting and as the transconductor open-loop and closed-loop (CMFB connected) single- ended common-mode gains, respectively, and as the CMFB loop gain, it turns out (6) On the other hand, it is easy realizing that pseudodifferential structures present [7] , where is the transconductor DM voltage gain. Since fully differential CM components at the output is zero upon ideal matching, let's define the CMRR for single-ended signals in order to get an insight into how the CMFB loop attenuates a single-ended CM signal. In this case, it turns out (7) from which it turns obvious the significance of a large to impel the propagation of CM signals.
With respect to the CMFF strategy, adaptative-biasing reduces circuit complexity as is generated only once and mirrored to all transconductors. Furthermore, simulation revealed identical performance on stabilizing upon tuning, for equal transconductor and CMFB circuits and matching properties.
The indirect mechanism on establishing makes the technique in [8] more vulnerable to mismatches. Besides, owing to the smaller transconductance of input transistors in triode region, the reported CMFB presents a lower CM loop gain, for a given output impedance. As a consequence, higher distortion induced by the CMFB into the transconductor is expected [10] , which is more accentuated as decreases, following the reduction on the CM loop gain. Conversely, the adaptative bias CMFB features a larger gain, which increases as approaches 0 V as tail current is proportionally reduced. Furthermore, a CMFB with saturated input-transistors is better suitable to a high-frequency operation as CM signals can be faster processed.
A variation of the CMFB is presented in [9] , in which a transistor and a current source are added to take advantage of the other output of the error-amplifier previously unused. Such a modification effectively doubles while the CM-loop remains a single gain stage so that Miller compensation is not necessary. As compared to the adaptative-bias CMFB, it features a 50% increase on consumption, however, and it would also require an adjustable bias current if employed with tunable transconductors.
Lastly, a fixed tail-current version of the current-steering common-mode detector of Fig. 4 was classified with respect to other CMFB architectures and their relative performances compared [10, pp. 136-138, Tables III-V] . From the reported analysis, the adopted CMFB represents the second most performing configuration, although featuring a very close behavior to the winning structure: an induced THD slightly higher (0.015% against 0.01%), a larger DM/CM conversion gain due to mismatching (9.4 dB against 5.5 dB), while having a better ratio between CM-and DM-loop bandwidths (1.2 against 0.95) and half the number of transistors.
C. Large-Signal Distortion
In order to provide an insight into large-signal distortion, the transconductor intrinsic nonlinearities as well as those induced by the CMFB loop are individually analyzed. Owing to triode operation, the input differential-pair has an improved linear-range as compared to a saturated one and linearized by source degeneration and/or current splitting techniques. Adopting the usual mobility-dependence on channel vertical-fields , where is the low-fields mobility and taking only the first term in Taylor's expansion, the transconductor large-signal differential output-current is (8) As it can be noted, upon ideal matching, terms on are cancelled out by the balanced structure. Nevertheless, nominal is slightly reduced by a factor . Nonlinearities are then mainly caused by the mobility dependence on higher order -terms or driving active-load transistors away from saturation region. Inherent nonlinearities due to junction capacitances and to the bottom-layer capacitance of floating poly/poly capacitors also contribute to a higher distortion. Nonlinearities associated with the transconductor finite output-resistance are reduced by a large equivalent Early voltage [17] , which is attained by the cascode structures.
The contribution of the adaptative-bias CMFB to the overall distortion upon tuning is now discussed. Generally, the small-signal output of a CM detector with a differential input can be expressed as [10] (9) where would be the only output for an ideal detector. In practice, accounts for the DM/CM signal conversion caused by mismatches in the CM sense components whereas expresses a second-order term due to MOSFET nonlinear characteristic. In order to investigate the distortion induced by imperfect devices of the CMFB loop into the DM signal in the transconductor, the present analysis is focused on determining the coefficient . Since such a distortion is directly proportional to the intrinsic nonlinearity of transistors in the CM loop and inversely proportional to the CM loop-gain [10] , major efforts have been concentrated on raising such a gain rather than making up CM loops of high-linearity devices. For the CMFB of Fig. 4 , the low-frequency CM loop gain is (10) where is the transconductor output-resistance and its components given by (11a) (11b) where corresponds to the equivalent Early voltage of a MOS transistor. High values of are thus attained due to output cascode structures and can be further increased by adopting a considerably large ratio for the CMFB input-transistors.
A simple model to express the harmonic distortion of a common-source MOSFET extended from weak to strong inversion as a function of its is given by [17] 
where and is the drain current at fundamental frequency. Second and third harmonics induced to the transconductor DM signal by a nonlinear device in the CMFB loop are [10] (13a)
where is a constant involving DM and CM gains along distinct paths in fully differential amplifiers. Since such harmonics tuning is herein regarded so that together with V are conveniently attributed. Upon perfect device matching , computation of normalized and induced by CMFB nonlinear devices against tuning is displayed in Fig. 5 , where normalization is based on harmonic values at 100 mV. Upon tuning, as decreases from its maximum, all transconductance-current ratios in (10)- (12) are increased, with the exception of that remains fixed. Although the linearity of devices is reduced, a boosted ensures only small variations of and within the tuning range, as pointed out by (13a)-(13b). One may thus deduce that the transconductor linearity is not significantly affected by the adaptative-bias mechanism and the induced THD by the CMFB remains negligible as a large is attained. Therefore, based on comparative figures and discussions throughout this section, one may conclude that the adaptative-bias CMFB circuit trades off accuracy, speed and complexity at a very good extension.
III. INTEGRATOR AND FILTER DESIGN
An integrator with a nominal unity-gain frequency around 1. are adopted at the expense of lower output impedance, however. Furthermore, large-sized current mirrors may considerably increase the chip area. Also imposed by the desired input swing-range, tuning interval is limited to the maximum that still holds the input transistors on triode region.
Transistor drawn-dimensions are listed in Table III for a  nominal 10 A/V, 1.5 and 10. By properly choosing and , the feedback-amplifier pole was placed nearly two decades above . For 5 pF, Fig. 6 shows the calculated magnitude of integrator , and , as function of bias current , as well as the circuit-simulated phase error. Real zero doesn't interfere with the frequency response since it is located at very high frequencies. As it can be remarked, and are real at low currents for which the phase error is degraded as the lowest-frequency pole approaches . However, they become complex from 1.5 A and have their modules steadily increased with , reducing the phase excess. By choosing 5 A, complex poles are imposed and a tradeoff between phase error and power consumption is achieved. For the adopted sizing, Hz, Hz, Hz, Hz, Hz and Hz. The current-biasing factor was chosen based upon the slew-rate analysis of the feedback-loop voltage-amplifier of Fig. 1 . By denoting the load capacitance to each output of the feedback amplifier, which corresponds to the gate of , one has for 1.5 and for 1 1.5. Once is fixed according to a design criterion such as minimum bandwidth needed for the feedback amplifier , profiting from a maximum potential capacity precludes from adopting 1.5, unless ultra-low power is devised. In the present design, power-saving achieved for 1 1.5 would be meaningless face to the transconductor quiescent-consump- tion. On the other hand, setting 1.5 does not increase SR for a given and it would be only justified if a higher phase-margin, determined by the position of nondominant pole , is required for the amplifier. In such a case, the current in becomes larger than the one through and the nondominant pole is shifted to higher frequencies than as stray capacitances remain unchanged. Therefore, 1.5 suits optimal since it already places at Hz, well above the filter cutoff frequency, while maximizing the SR-consumption ratio.
Circuit simulation was carried out with PSPICE and BSIM3v3 models. Unless otherwise stated, voltage-swings are differential. As expected, a linear dependence of upon was found along the tuning interval at a rate of 12.5 kHz/mV. Large-signal distortion is expressed by THD 44.1 dB @ 300 mV . Fig. 7 overlays the integrator frequency response obtained from hand-calculation and circuit simulation. At nominal and 5 pF, (4) results 70.6 dB, 1.456 MHz and an excess phase of 1.8 , while PSPICE gives 64.2 dB, 1.48 MHz, and 1.95 , respectively.
The benefits of the adaptative-biased CMFB upon tuning are illustrated in Fig. 8 . Upon ideal component matching, excellent stability of against is predicted by a simulated 7-mV variation over the tuning range. Conversely, by imposing a fixed to the CMFB circuit, with a resulting -independent , departures from would reach as much as 150 mV, compromising up to 50% of the specified output swing. For a given , the ratio between unity-gain frequencies of the CMFB loop and the integrator corresponds to 10.4 and 4.8 at 20 mV and 200 mV, respectively. Such figures indicate that CM signals can be processed by the adaptative-bias CMFB faster than DM signals in the transconductor within the tuning interval. As an example for many possible applications, the proposed transconductor was employed to the synthesis of tunable LV -filters. Fig. 9 shows the block diagram of a balanced third-order elliptic, low-pass RLC ladder filter with resistive termination using a gyrator-capacitor combination. No meaningful variation on the frequency response was, nonetheless, observed. Simulation analysis has shown that the designed filter would present a similar performance in frequency range and linearity at 1.3 V in case of low-voltage oriented CMOS processes with threshold voltages reduced to around 0.5 V [19] . Assuming a 1% mismatch on both and , the filter CMRR is 52 dB, TH 53 dB, and 47 dB at tuning voltages of 20, 100, and 200 mV, respectively, whereas its THD corresponds to 41.6 dB @400 mV -signal level and 100 mV. The simulated current efficiency of the adaptative-bias filter as function of the tuning voltage is depicted in Fig. 11 and corresponds to the ratio between the sum of the rms values of components of all transconductors and the supply current . At nominal tuning, 13.4% @600 mV . Such low values of infer that represents a major component in power consumption, a drawback in class-A pseudodifferential transconductors. The low current-efficiency is justified by the fact that a relatively high ratio is needed to meet the specified bandwidth. As a large leads to input-devices with a high , the transconductor quiescent current increases proportionally with the bandwidth requirement, for a fixed CM voltage. By adopting smaller capacitors while holding a minimum ratio to parasitics as low as 4 [15] , can be raised, since a lower quiescent current, for a given , is required. Thus, low-frequency applications filters would certainly feature a better current efficiency. Fig. 12 shows the microphotography of the low-voltage filter whose effective area is approximately 1 mm . For 1.8 V, the integrator presented a slew-rate of 6.75 V/ms @ 5 pF and a maximum output swing of 720 mV . Fig. 13 shows the filter linear tuning within the interval 25 mV 200 mV at a rate of 11.48 kHz/mV. The filter characteristic is displayed in Fig. 14 for the dB. The effect of the adaptative-biasing mechanism on the common-mode stability at both differential outputs of the filter can be seen in Fig. 15 . A maximum deviation of 13 mV from the reference 1.26 V was measured over the tuning span. The filter nonlinearity for different signal levels and tuning is shown in Fig. 16 . The linearity degradation reflects the transconductor current increase with . For 300 mV and 100 mV, a THD of 55.4 dB was measured. Nevertheless, a minimum THD value of 41.4 dB @ 300 mV is guaranteed within the tuning range. Thus far as stability is concerned, no need for damping capacitors was confirmed by the fact that no perceptible oscillations were detected within pass and transition bands. Fig. 17 depicts the filter step-response for 5.47 A. As expected, its features the typical oscillatory behavior due to the inherent complex poles of an ideal third-order low-pass elliptical filter made of a distortionless transconductor with a real , infinite output resistance and no stray capacitances. It has been noted that overshooting decreases with whereas the ringing frequency bears only a tiny variation around 900 kHz. The latter result shows that the integrator secondary poles and zeros do not significantly tamper with the ringing frequency, which basically remains determined by the filter dominant poles. As illustrated in Fig. 18 , passband gain-peaking and step-response overshooting exhibit a similar dependence on . As discussed in Session II, raising decreases the excess phase and, consequently, the gain-peaking. Therefore, controlling represents a good alternative to improve the Q-factor of filters in automatic-tuning systems [15] . At nominal tuning and 5.47 A, a 1.45 dB-peak around 760 kHz and a dc gain of 0.34 dB were obtained.
IV. EXPERIMENTAL RESULTS
The filter noise-spectral density is shown in Fig. 19 with a corresponding dynamic range of 41 dB @300 mV for a 1 MHz-bandwidth. The quiescent dissipation is 1.73 mW @ 100 mV. Table IV summarizes the measured performance of the filter.
Measurements at lower supply voltages were also carried out to examine the robustness against variations, a primary issue in battery-operated circuits. Fig. 20 displays the filter characteristic for 1.5 V @ 90 mV. No dependence of the tuning rate on occurred, as expected. For a 100-mV -signal level and 65 mV, the corresponding THD values were 54.2 dB @ 1.7 V, 47.9 dB @ 1.6 V and 36.6 dB @ 1.5 V.
V. CONCLUSION
A tunable pseudodifferential CMOS transconductor suitable for low-voltage applications was introduced. It comprises a regulated-cascode loop that holds the input devices on triode region while boosting the output resistance. A dc voltage linearly tunes small-signal . In addition, by means of a novel adaptative-bias scheme, the CMFB circuit provides a current to active loads that matches the dependence of the transconductor current on the tuning voltage, considerably improving the common-mode regulation over the tuning interval. The benefits of a large CM-loop gain are reflected in the low induced THD by nonlinear devices in the CMFB, together with a considerable attenuation of CM signals.
The frequency response of the basic integrator reveals unconditional stability so that no compensation capacitors are needed. Moreover, it gives a useful insight into the dependence of the nondominant poles and zeros on transistor sizing and bias current and how they affect the phase error.
The transconductor was employed as a building block in a third-order, low-pass elliptic filter with a nominal 1-MHz bandwidth. A 1.8-V supply voltage was adopted to compensate for the relatively high values of a standard 0.8-m n-well CMOS fabrication process. A bias current of 5.47 A for the transconductor feedback amplifier represents a good compromise between phase error, passband gain-peaking, and power consumption. Measured nominal 3-dB cutoff frequency was 0.93 MHz and its linear tuning was observed within nearly one decade at a rate of 11.48 kHz/mV. A 13-mV deviation on the common-mode voltage was measured over the tuning range and revealed good tracking of the reference by the proposed adaptative mechanism in the CMFB loop. Large-signal distortion as function of signal level was characterized and a minimum THD of 41.4 dB @ 300 mV was assured upon tuning. The filter noise spectral density was 0.84 V/Hz @1 kHz with a corresponding dynamic range of 41 dB @300 mV . Idle power consumption was 1.73 mW @ 100 mV. A tradeoff between dynamic range, bandwidth, power consumption and chip area was then achieved. The filter current efficiency is directly related to and can be raised by adopting smaller ratios between the minimum-value capacitor and stray capacitances. The design strength against variations was analyzed by measurements at lower supply voltages. For a 100 mV -signal, THD values were 54.2 dB @ 1.7 V, 47.9 dB @ 1.6 V and 36.6 dB @ 1.5 V.
